FIG. 1 100 102 _110 **REQ** CPU **BUS ARBITER GNT** REG REO 120 108 104 106 ·IP3 IP1 IP2

FIG. 2




FIG. 3




FIG. 4




FIG. 5 510 ₂520 INT INTERRUPT CONTROLLER CPU **PMS** SYSTEM BUS-530 500 -532 ARBITRATION PRIORITY RATE MASTER (BUS OCCUPANCY RATE (%)) DEVICE 534 536 a + x (%)CPU a - x (%)**ARBITRATION** IP 1 b (%)**UNIT** (%) IP 2 С

FIG. 6




FIG. 7 760 REGISTER REQ(INT or PMS) BUS ARBITER S #3 710 712 CPU , 720 722 IP1 732 IP2 , 750 740 S #1 S #2

FIG. 8

